MOD/R : A knowledge assisted approach towards top-down only CMOS VLSI design by Spaanenburg, L. et al.
North-Holland 
Microprocessing and Microprogramming 16 (1985) 83-88 83 
MOD/R: A Knowledge Assisted Approach towards Top-Down 
only CMOS VLSI Design 
L. Spaanenburg, M. Beunder, F.A. Beune, S.H. Gerez, B. Holstein 
R.C.C. Luchtmeyer, J. Smit, A. van der Werf, H. Willems 
Twente University of Technology, Department of Electronic Engineering 
P.O. Box 217, 7500 AE Enschede, The Netherlands 
Abstract - MOD/R models all views on the design space in relations. 
This is achieved by el iminating the package constraints,  as are 
apparent  in PCB oriented hardware descript ion languages. 
Assisted by knowledge engineering it allows for a top-down, mostly 
hierarchical  decomposit ion, virtually el iminating the need for 
bottom-up assembly. 
1. I n t roduct ion  
IC des ign is still based  on a h ie rarchy  of fabr ica-  
t ion techno log ies  and there fore  on a h ie rarchy  of 
packages  as there  are in tegrated  c i rcu i ts  (ICs), 
thermal  conduct ion  modu les  (TDMs), p r in ted  c i rcu i t  
boards  (PCBs), racks ,  cab inets ,  etc. Consequent ly ,  a 
range  of CAD programs and data  bases  exists  to 
accommodate  these  dif fer ing real izat ions.  
This s i tuat ion  might  have been acceptab le  in the 
ear ly days of chip design, when the chip was noth ing  
more  than  an odd col lect ion of components  put  
together  by a phys ics -or iented  special ist .  Nowadays, 
however,  it shou ld  be re jected  for two reasons .  F irst  
of all, the package l imitat ion has  become obsolete 
now that  an ent i re  sys tem can be real ized on a sin- 
gle chip or  even a single wafer. Moreover, this limi- 
tat ion  cons iderab ly  res t r i c ts  the possibi l i ty to use 
si l icon eff iciently. Secondly,  the requ i rement  that  
he or  she should  learn to deal with a wide range  of 
des ign tools, slows down the educat ion  of the 
des igner  in an era  when so many of them are 
needed.  
A f resh  s tar t  is necessary ,  keeping in mind the 
int r icac ies  of VLSI and aiming for a single design 
language and a single design env i ronment .  Such an 
approach ,  however,  entai ls  a new set  of CAD tools 
ta i lored to these needs: MOD/R aims to provide 
these.  
MOI)/R is based  on an enforced  separated 
h ierarehg, that  e l iminates  process  dependency  f rom 
the initial spec i f icat ion and allows for a formal  
proof.  By means  of qua l i tg  factors this specif ica- 
t ion is rear ranged in o rder  to get the best  layout  in 
a top-down fashion.  At the back-end,  knowledge ~
based module  generators are used that  are able to 
produce  full cus tom designs. This virtual ly 
e l iminates  the need for cell l ibrar ies  and total ly 
e l iminates  the need for var ious  cell l ibrary vers ions,  
which prov ides an a l ternat ive  look on the 
phenomenon of second-sourc ing .  
2. t t ie rarchy  
The obvious way to solve a complex prob lem is to 
divide it into parts .  Such a "d iv ide-and-conquer"  
approach  can only solve the problem, however,  
when the complex i ty  of the sum of the par ts  is less 
than  the complex i ty  of the original  problem. This is 
not always the case. For  ins tance  the IEEE- 
488/1978 measurement  in ter face  s tandard  was 
specif ied as a set  of 10 separate  funct ions  [2]; the i r  
in ter re la t ions  were so complex,  however,  that  most  
of the initial rea l i zat ions  had at  best  minor  bugs. 
This c i rcu i t  was relat ively small; for la rger  c i rcu i ts  
the prob lems grow exponent ia l ly .  
For this reason  the not ion of h ie rarchy  and 
there fore  abst rac t ion  has  been in t roduced.  The cir- 
cuit  is gradual ly  divided into parts ,  where each divi- 
sion in t roduces  a new but  lower level of abst rac t ion .  
Such a spec i f icat ion can be viewed as a tree, the 
root  of which represents  the most  abst rac t  specif i-  
cat ion and the leaves of which represent  the least  
abst rac t  one  Nothing is s t ipu la ted  on the prec ise 
content  of the in termed ia te  speci f icat ions.  Rather,  
it is assumed that  the t ree ref lects  the layout  in a 
one- to -one  cor respondence .  
In a separated hierarchy all computat ion  as 
derived f rom the spec i f icat ion is conf ined to the 
leaf cells [3]. All in termed ia te  cells ref lect  only an 
order  of compos i t ion  (assuming the ex is tence of 
"flexible" or  "gummy" cells). This separates  
behav ior  f rom s t ructure ,  thereby  el iminat ing pro-  
cess dependency .  The res t r i c t ions  on the compound 
cells have to be rel ieved somewhat  o allow for rela- 
beling. The leaf cells are dist inct,  hence the need 
for logic col lapsing ar ises:  if several  leaf cells each 
encapsu la te  one and the same logic funct ion,  they 
are close to each o ther  and they are used in dif- 
fe rent  t ime intervals ,  they can be allowed to share  
the same hardware  prov ided that  the i r  l /O-s igna ls  
~re relabeled. The hardware  overhead necessary  for 
this re label ing (e.g. mul t ip lexers  and demult i -  
p lexers)  is not  cons idered  to be par t  of the "compu-  
tat ion" and is there fore  permi t ted  to be par t  of 
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compos i te  cells. Examples  of d i f ferent  ways to 
speci fy a h ie rarchy  are i l lust rated in F igure 1 (the 
sy tem descr ibed is a cont ro l le r  for a read funct ion) .  
reset l 1 Wadd 
bus MODEL radd (bus. address, 
reset.wadd, mga). 
CASE reset = low 
I mya = low ] mga) 
~add = high 
and mga = low 
address / mga = equal(bus, 
address) ] 
ENDCASE 
ENDMOD; 
bus 
mga 
data 
reset I 1 Wdat 
J MODEL rdat(bus,data,  
reset,wdat,mya,mgword), 
CASE reset  = low 
I nlgword = low I 
wdat = high 
and mgword = low 
I mg~ord = equal(bus, 
"1 ENBCASE data) 
I ENBMDD; 
Figure la - Divide and conquer  
myword 
in speci f icat ion.  
reset 1 wdat I wadd~ 
bus J MODEL ~hole{reset,wdat,wadd, 
J bus, address,data, mgword}, 
CASE ~add = IoN 
addres I radd(Iow,mya) I 
wdat = low 
bus I rdat(Iow,mgd) ] 
" ENDCASE 
agword = mga and mgd 
ENDMOO; 
Figure Ib - H ierarchy  in specif icat ion;  
the last s ta tement  speci f ies a computat ion .  
mg~ord 
bus J MODEL whole(reset,wdat,wadd, I 
-[ bus, address, data, mgword), I 
I CASE ~add = ION I address I raddIIow,mg a) ~ I mgworcl ] "°°' = '°" l 
bus I rdatlmga, mgword) { 
-I ENDCASE 
IENDMOD; 
Figure lc - Separated  h ie rarchy  in speci f icat ion 
MOD/R requ i res  that  a separated  h ie rarchy  is 
used for the complete  spec i f icat ion of a chip. In 
fact, when a speci f icat ion is val idated to obey the 
requ i rements  of a separated  h ierarchy ,  it can be 
proven to be cor rect  ra ther  than  being s imulated 
(which a f te r  all cannot  guarantee  cor rectness ) .  For 
ins tance,  the speci f icat ion can be made in te rms of 
s ta te  d iagrams [1]. 
The design is entered  in an SADT-IiKe (Struc-  
tu red  Analysis and Design Technique)  graphica l  
notat ion  [4]. Every design par t  is represented  as a 
rec tang le  with on the left hand side the incoming 
data signals,  on the r ight  hand side the outgoing 
data signals,  on the upper  side the contro l  s ignals 
and on the lower side the env i ronmenta l  con- 
s t ra ints .  Each design par t  is assoc ia ted  with a 
document  which descr ibes  its in terna l  and externa l  
behavior ,  as well as its in terna l  and externa l  s t ruc-  
ture.  As such,  the graphica l  representat ion  acts  as 
the gateway to the design files. During the step-wise 
re f inement  the sys tem is par t i t ioned and more 
documents  are generated .  This ensures  that  design 
is always documented ,  which eases  e.g. debugging.  
Figure 2 i l lus t ra tes  this notat ion.  
index 
I MODEL mux{inl, in2. index. 
oe.  out) 
CASE oe = high 
/ out := low I 
]nl index = IoN 
/ out := i nt I out  
i n2 defau I t 
-I t out := in2 / 
I ENBCASE ENDMOD; 
Figure 2 - Speci f icat ion of a s t robed 
2- input  mult ip lexer .  
Essent ia l ly  there  are  three  approaches  to part i -  
t ioning and hence  three  sets  of labels that  can be 
a t tached to design par ts .  The f irst d ist inct ion is 
between funct ional  and d is t r ibut ive  part i t ions.  In 
a funct iona l  par t i t ion ing  the cuts  in the design are 
made perpend icu la r  to the data flow; d istr ibut ive 
part i t ion ing,  however,  sl ices the design paral lel  to 
the data  flow. The second dist inct ion is between 
local and global part i t ion ing.  In a local par t i t ion ing 
all par ts  are  kept  within the data flow; in a global 
par t i t ion  par t i t ion ing  a second data flow is intro-  
duced. ]'he th i rd d is t inct ion is between logic and 
l og i s t i c :  logic is an essent ia l  par t  of the data flow, 
whereas  logistic concern  power  lines, clock signals 
etc. These three  approaches  in par t i t ion ing have a 
c lear  impact  on the f loor plan. MOD/R operates  on 
the d i f ferent  labels to fo rmat  an initial spec i f icat ion 
such  that  it opt imal ly  fits in a proposed  f loor plan. 
The par t i t ion ing  of a data path  is a s t ra ight for -  
ward act ion that  is of ten encountered  in pract ice.  
Recent ly  it has  been shown that  a cont ro l  path  can 
be par t i t ioned  too. F igure 3 gives a schemat ic  illus- 
t ra t ion  of the d i f ferent  ways of part i t ion ing.  
3. Qua l i ty  fac tors  
Recently members  of our group have concen- 
trated on the use of qualitg factors as a means for 
the evaluation of the different steps in the top- 
down design process [5]. 
In the par t i t ion ing h ie rarchy  the size of a module  
is of minor  impor tance .  However, within the f loor 
plan h ie rarchy ,  the module size is of crucia l  impor-  
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Figure 3 - Var ious ways of par t i t ion ing 
Lance. Because the abso lu te  module  p lacement  
basical ly depends  on the average character  of its 
terminals, the physical placement factor (pf) is 
in t roduced.  Each termina l  connect ing  the module 
with an input,  output  or  contro l  signal of the main 
funct ion  to be real ized (i.e. of the sys tem Lo be 
inLegrated as a whole) cont r ibutes  to the absoluLe 
placcmenL of Lhe module.  The weight of the contr i -  
but ion  depends  on the kind of signal LhaL is t ran -  
spor ted  via a termina l  (see Figure 4). For instance,  
clock signals in a synchronous  c i rcuit  have a high 
weight because  the delays in t roduced by long clock 
lines br ing down Lhe per fo rmance  of the c i rcu i t  as a 
whole. 
Placement factor per terminal 
value character 
Main function clock terminal 
Main function c r i t i ca l  speed 
input output or control 
terminal 
Main function non-cr i t ical  
speed input output or 
control terminal 
Local diagram terminal 
Figure 4 - Physical  p lacement  fac tors  
The module connect iv i tg  factor  is re lated to 
modu les  that  have amain  funct ion  input,  output  or 
contro l  s igna l in  common.  It is def ined as the sum of 
the separate  signal weight factors (see Figure S). 
Signal Qeight Factors 
Signal Class Subclass Height Factor 
Control 
Signals 
Data 
Signals 
Clock Signals 
others 
Cr i t ica l  
speed, sync. 
Non-cr i t ica l  
speed, sgnc. 
Cr i t ica l  
speed, sync. 
Non-crit ical 
speed, assnc, 
4 
refer to data 
signal valueE 
Figure 5 - Signal weight fac tors  
The qual i ty of the resu l t ing f loor plan is 
eva luated by cons ider ing  three  factors .  The contact 
defect factor  (cdf) of a f loor plan is the sum of 
values of all module  in terconnect ions  which have to 
c ross  o ther  module  domains.  If a connect ion  
between Lwo modules  has  to c ross  another  module,  
the value of the interconnect . ion is taken  into 
account .  The total  length of wires (tlw) in tercon-  
nect ing the d i f ferent  modules  is also of impor tance .  
The area  occupied by wiring will be propor t iona l  to 
this qual i ty factor .  The wire usage factor  (wf) is the 
sum of the quot ients  of signal weight and the length 
of the in terconnect ion  via which the signal is t ran -  
spor ted.  The best  qual i ty  is found when cdf and tlw 
are minimal  and wf is maximal .  
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4. A theoret i ca l  example  
The main  ob ject ive  of th i s  example  is the  
demonst ra t ion  of the  use  of the  proposed  qual i ty  
fac tors .  The des ign  process  s ta r ts  with the  top- level  
spec i f i ca t ion  of the  funct ion  (see F igure  6). 
°i 77 i 
...... J I P Jr__." ..... +_ 
l e -  • [ Prloer'lel.on l l v l l  o 
The next  s tep  is the  log ic / log is t i c  par t i t ion ing  of 
modu le  1 and  the  funct iona l  par t i t ion ing  of modu le  
2 (F igures  8 and  9). 
m 'g 
I=  
cO+'- o 
!.11 
F igure  9 - F loorp lan  (second level) 
F igure  6 - Top level spec i f i ca t ion  
The logic and  log is t ics  par ts  a re  i so la ted  (F igure 7). 
(F" piP1:.)  { 
I 
t 
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Flooe'plllrt level i 
[] 
pf i -  4 i l l i -  l os  Dr2 -  B 
~fs .  2 -  a I~PIL I -  8 
F igure  7 - Resu l t s  of the  f i rst  par t i t ion ing  
operat ion  
liE-- IQI 
Then only the  modu les  22 and 2.3 need  a fu r ther  
par t i t ion ing .  Dur ing  the  above s teps ,  connect ions  
become visible wh ich  in f luences  the  s t ruc ture  of the  
f loor plan.  What  makes  good sense  in the  init ia l  
f loor plan,  may  not  be a good cho ice  when more  
data  are  avai lable,  qua l i ty  fac tors  may ind icate  that  
some dec is ions  a re  quest ionab le .  This  exp la ins  why 
modu les  change  p laces  in the  h ie rarch ica l  range  of 
f loor p lans.  Another  po in t  to be ra i sed  here  is the  
c lear  visibi l i ty of the  par t i t ion ing  s t ra tegy  in the  
re la t ive  locat ion  of the  modu les .  For  ins tance  a 
logic and  logist ic  par t  a re  a lways laid out  in an  
or thogona l  manner  (F igure  10)+ 
]e.e.l ~ _~,E ] =.e.=[ 
=~__Kt__~.4 l 
2.11.2 
• ~ 
(;dr- I I  
Fleer'plan luve'I 3 
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F igure  10 - Communicat ion  grpah  and  
th i rd  level f loor p lan  
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I l l  t+2"  3 
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Clock Div ide  I C lock  % N l .a -  80Z 
Funct ion  1.2 I "+ mcfi.~ t . i "  i 
J llCfi.2, 2.1.¢3- 4 
n _~ IDec°ded I IProcessed I I 
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FUrlr& ton 2. i Function 2.~ Ful~ct Ion 2.3 
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IC f2+t .  1 .2"  4 IC f2 .2 .  2 .1 -  3 ec f i .3 .2 .2"  3 
Icf2.1.2.2- 3 I~f2.P... 1,2- 4 IO;fP..,3, 1.~" 4 
F igure  8 - Resu l t  of the  second par t i t ion ing  
operat ion  
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5. Modu le  and  ce l l  generat ion  
MOD/R conta ins  th ree  modu le  generators  
ta i lo red  for speci f ic  tasks :  ODAC, RAC and  miniBEN. 
The f i rst  one,  OOAC (One-D imens iona l  Array Corn= 
piler) is s tandard  cell o r iented .  It al lows s tandard  
cel ls  to be connected  in a row and  to be wired 
externa l ly .  The resu l t  is then  s to red  as a new s tan-  
dard  cell. ODAC not  only  suppor ts  s tandard  eells, 
but  a lso gate  a r rays ,  cell a r rays  and  Weinberger  
a r rays  conf igured  accord ing  to the  descr ip t ion  
given by a separate  image compi ler .  
The a l te rnat ive  is RAC (Regu lar  Ar ray  Compi ler) .  
F rom a l ibrary  of bas ic  cel ls  it composes  a two- 
d imens iona l  layout  in a way s imi lar  to cur rent  day 
PI,A compi le rs .  However,  only  cel ls per fo rming  a cer-  
ta in  computat ion  are  used;  wir ing cel ls a re  gen-  
e ra ted  f rom the  te rmina l  descr ip t ion .  This  concept  
l imits  the  number  of cel ls  to be dea l t  with cons ider -  
ably; in a PI,A, for ins tance ,  30% of the  cel ls  in use  
do not  cont r ibute  to the  funct iona l i ty  of the  PEA. 
The input  to RAC is a f loor p lan descr ip t ion  in the  
fo rm of a regu lar  express ion .  This not  only  resu l t s  
in an  easy  in ter face  to the  MOD/R spec i f i ca t ion  
language,  but  also in the  capab i l i ty  to generate  any  
regu lar  two-d imens iona l  a r ray .  
Most cel ls  in a cell l ib rary  look al ike. The di f fer-  
ences  between some of them are  somet imes  marg i -  
nal. This  would not  have  been  necessary ,  if cel ls  
would be generated  f rom a genera l i zed  image.  For 
ins tance  in a cell l ib rary  a lot of cel ls  a re  la tches  
with smal l  var ia t ions .  They  cou ld  have  been  gen-  
e ra ted  f rom a s ingle genera l -purpose  latch.  A par t  
of MOD/R, ca l led miniSEN, is a set  of ru les  wr i t ten  in 
PROLOG, that  generates  a mask  layout  f rom an  
example  layout  accord ing  to the  redes ign  pr inc ip le ;  
the  output  is a cell l ayout  that  f i ts opt imal ly  ins ide 
i ts  env i ronment ,  miniBEN has  more  or  less  the  same 
ob jec t ives  as TOPOLOGIZER [6] 
F i rs t  of all miniBEN per fo rms a rough geometr i c  
p lacement  and  a f i rst  ass ignment  of wires to mask  
layers  f rom the  spec i f i ca t ion  of the  ta rget  cell a rea  
and  te rmina l  p lacement .  In subsequent  s teps  the  
cell  is compacted  by rep lac ing  devices,  remov ing  
and  inser t ing  contact  windows and  chang ing  wire 
layers  and  connect ions .  
miniBEN has  th ree  sets  of ru les:  process ru les ,  
common sense ru les  and e×pert ru les ,  Process rules 
descr ibe  the  bas ic  se t  of e lements  to b< t rans i s to rs  
and  contact  windows and  the  way these  are  re la ted  
to wires on the  var ious  layers .  The common sense  
ru les  man ipu la te  the  masks  in o rder  to remove 
spur ious  contact  windows, change  wire layer  levels, 
ro ta te  des ign  e lements ,  etc.  In o ther  words,  they  ac t  
on the  layout  as any  layman with common sense  
would do. The exper t  ru les  a re  the  most  comprehen-  
sive as they  requ i re  the  knowledge  ext rac ted  f rom 
the  exper ienced  des igner .  
6. D iscuss ion  
MOD/R s t r ives  for  top -down only  VLSI des ign.  
Some of the  tools  a re  stil l  in an  exper imenta l  s tage;  
o ther  par ts ,  however ,  such  as  the  one-  and  two- 
d imens iona l  cell generators  and  the  qua l i ty  fac tors  
a re  a l ready  usab le .  What is stil l  needed is the  exten-  
s ion of the  exper t  ru les  of miniBEN and  the  l ink ing 
of the  so f tware  packages  on a graph ic  in ter face .  A 
tr ial  run  has  been  made on a ch ip  that  per fo rms a 
funct ion  with in the  PRX/D digital  sw i tch ing  sys tem 
accord ing  to CCITT recommendat ion  G741. The f loor 
p lan of the  or ig inal  chip,  that  was des igned  us ing  
convent iona l  too ls  is shown in F igure  11; f igure 12 
show the new one.  It measures  30 sq. ram. exc lud ing  
per iphera ls .  Our f loor p lan  g ives r ise to about  the  
same chip. However,  it  was des igned  in jus t  a coup le  
of weeks  and  has  has  a cons iderab ly  lower contact  
de fec t  rat io .  One may there fore  expect  a fas ter  
chip.  What is more  impor tant ,  it shows  that  MOD/R 
is capab le  of cop ing  with complex i ty  in a ba lanced  
way. 
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